

Features

- Split Gate Trench MOSFET technology
- Excellent package for heat dissipation
- High density cell design for low $R_{DS(ON)}$

Applications



- DC-DC Converters
- Power management functions
- Synchronous-rectification applications

Product Summary



BVDSS	RDSON	ID
60V	16mΩ	20A

PDFN3333-8L Pin Configuration



Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	60	V
V_{GS}	Gate-Source Voltage	± 20	V
$I_D@T_C=25^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 10V^{1,6}$	20	A
$I_D@T_C=100^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 10V^{1,6}$	14	A
I_{DM}	Pulsed Drain Current ²	100	A
EAS	Single Pulse Avalanche Energy ³	33.8	mJ
I_{AS}	Avalanche Current	11	A
$P_D@T_C=25^\circ\text{C}$	Total Power Dissipation ⁴	30	W
T_{STG}	Storage Temperature Range	-55 to 150	$^\circ\text{C}$
T_J	Operating Junction Temperature Range	-55 to 150	$^\circ\text{C}$

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JA}$	Thermal Resistance Junction-Ambient ¹	---	---	$^\circ\text{C/W}$
$R_{\theta JC}$	Thermal Resistance Junction-Case ¹	---	4.1	$^\circ\text{C/W}$

Electrical Characteristics (T_J=25 °C, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250μA	60	---	---	V
ΔBV _{DSS} /ΔT _J	BV _{DSS} Temperature Coefficient	Reference to 25°C, I _D =1mA	---	---	---	V/ °C
R _{DS(ON)}	Static Drain-Source On-Resistance ²	V _{GS} =10V, I _D =4.9A	---	16	21	mΩ
		V _{GS} =4.5V, I _D =3.4A	---	19	26	
		V _{GS} =2.5V, I _D =2A	---	---	---	
V _{GS(th)}	Gate Threshold Voltage	V _{GS} =V _{DS} , I _D =250μA	-0.4	---	-1.0	V
ΔV _{GS(th)}	V _{GS(th)} Temperature Coefficient		---	3.95	---	mV/ °C
I _{DSS}	Drain-Source Leakage Current	V _{DS} =60V, V _{GS} =0V, T _J =25°C	---	---	1	μA
		V _{DS} =60V, V _{GS} =0V, T _J =55°C	---	---	5	
I _{GSS}	Gate-Source Leakage Current	V _{GS} = ±20V, V _{DS} =0V	---	---	±100	nA
g _{fs}	Forward Transconductance	V _{DS} =30V, I _D =10A	---	---	---	S
Q _g	Total Gate Charge	V _{DS} =30V, V _{GS} =10V, I _D =20A	---	12.1	---	nC
Q _{gs}	Gate-Source Charge		---	1.3	---	
Q _{gd}	Gate-Drain Charge		---	2.6	---	
T _{d(on)}	Turn-On Delay Time	V _{DD} =30V, V _{GS} =10V, R _G =6Ω, I _D =20A	---	3.3	---	ns
T _r	Rise Time		---	4	---	
T _{d(off)}	Turn-Off Delay Time		---	14	---	
T _f	Fall Time		---	5.5	---	
C _{iss}	Input Capacitance	V _{DS} =25V, V _{GS} =0V, f=1MHz	---	500	---	pF
C _{oss}	Output Capacitance		---	204	---	
C _{rss}	Reverse Transfer Capacitance		---	6.8	---	

Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I _S	Continuous Source Current ^{1,4}	V _G =V _D =0V, Force Current	---	---	20	A
I _{SM}	Pulsed Source Current ^{2,4}		---	---	100	A
V _{SD}	Diode Forward Voltage ²	V _{GS} =0V, I _S =1A, T _J =25°C	---	---	1.2	V
t _{rr}	Reverse Recovery Time	I _F =15A, di/dt=100A/μs, T _J =25°C	---	20	---	nS
Q _{rr}	Reverse Recovery Charge		---	8.1	---	nC

Note :

1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.

2.The data tested by pulsed, pulse width ≤ 300μs, duty cycle ≤ 2%

3.The EAS data shows Max. rating. The test condition is T_J = 25°C, V_{DD}=30V, V_{GS}=10V, L=0.5mH, I_{AS}=11A.

4.The power dissipation is limited by 150°C junction temperature

5.The data is theoretically the same as I_D and I_{DM}, in real applications, should be limited by total power dissipation.

Typical Characteristics




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Forward Characteristics of Reverse




Figure 4. $R_{DS(on)}$ vs. V_{GS}




Figure 5. $R_{DS(on)}$ vs. I_D




Figure 6. Normalized $R_{DS(on)}$ vs. Temperature




Figure 7. Capacitance Characteristics




Figure 8. Gate Charge Characteristics




Figure 9. Power Dissipation




Figure 10. Safe Operating Area





Figure 11. Normalized Maximum Transient Thermal Impedance

Dual PDFN3333-8L Package Outline Data



Symbol	Dimensions (unit: mm)		
	Min	Typ	Max
A	0.70	0.75	0.80
b	0.25	0.30	0.35
c	0.10	0.15	0.25
D	3.25	3.35	3.45
D1	3.00	3.10	3.20
D2	1.78	1.88	1.98
D3	--	0.13	--
E	3.20	3.30	3.40
E1	3.00	3.15	3.20
E2	2.39	2.49	2.59
e	0.65 BSC		
H	0.30	0.39	0.50
L	0.30	0.40	0.50
L1	--	0.13	--
K	0.30	--	--
θ	--	10°	12°
M	*	*	0.15
* Not Specified			

Notes:

1. Refer to JEDEC MO-240 variation CA.
2. Dimensions "D1" and "E1" do NOT include mold flash protrusions or gate burrs.
3. Dimensions "D1" and "E1" include interterminal flash or protrusion.